back to overview ^

» DVM Test Report: Steady-State|Steady-State|Vin Nominal|70%

Test Details
Schematic 4.2_LTC3406B - DVM ADVANCED.sxsch
Test Steady-State|Steady-State|Vin Nominal|70%
Date / Time 4/18/2013 10:59:24 AM
Report Directory DVM_REPORTS\2013-04-18-10_58_35_AM\Steady-State\Steady-State\Vin Nominal\70%
Log File report.txt
Screenshot schematic.png
Status PASS
Simulator simplis
Deck input.deck
Init input.deck.init
Measured Scalar Values
Efficiency 73.5665%
Efficiency_nom 73.5665%
Frequency(CLK) 955.64203kHertz
Power(LOAD123) 1.58154
Power(SRC) 2.14981
ILOAD123
AVG
1.05043
MIN
1.04765
MAX
1.05288
RMS
1.05043
ILOUT
AVG
1.05043
MIN
765.805m
MAX
1.33931
RMS
1.06341
ISRC
AVG
430.054m
MIN
423.542u
MAX
1.33974
RMS
682.41m
SW
AVG
1.61065
MIN
-1.23572
MAX
4.69274
RMS
2.93536
VLOAD123
AVG
1.50561
MIN
1.50162
MAX
1.50913
RMS
1.50561
PK2PK
7.50729m
VOUT
AVG
1.50561
MIN
1.50162
MAX
1.50913
RMS
1.50561
VSRC
AVG
4.99957
MIN
4.99866
MAX
5
RMS
4.99957
Measured Spec Values
Max_VLOAD123 PASS: Max. Output1 Voltage (1.50913) is less than or equal to Max. Output1 Voltage Spec (1.58025)
Min_VLOAD123 PASS: Min. Output1 Voltage (1.50162) is greater than or equal to Min. Output1 Voltage Spec (1.42975)
LOAD123
VLOAD123
ILOAD123
SXGPH File simplis_pop61_2143.sxgph
SRC
VSRC
ISRC
SXGPH File simplis_pop61_2133.sxgph
default
CLK
ILOUT
SW
VOUT
SXGPH File simplis_pop61_2138.sxgph
Other SXGPH Files
clock#pop simplis_pop61_2125.sxgph