back to overview ^

» DVM Test Report: Steady-State|Steady-State|Vin Nominal|Light Load

Test Details
Schematic 4.2_LTC3406B - DVM ADVANCED.sxsch
Test Steady-State|Steady-State|Vin Nominal|Light Load
Date / Time 4/18/2013 10:58:43 AM
Report Directory DVM_REPORTS\2013-04-18-10_58_35_AM\Steady-State\Steady-State\Vin Nominal\Light Load
Log File report.txt
Screenshot schematic.png
Status PASS
Simulator simplis
Deck input.deck
Init input.deck.init
Measured Scalar Values
Efficiency 92.1375%
Efficiency_nom 92.1375%
Frequency(CLK) 955.70284kHertz
Power(LOAD123) 75.3227m
Power(SRC) 81.7504m
ILOAD123
AVG
50.0255m
MIN
49.9695m
MAX
50.0749m
RMS
50.0255m
ILOUT
AVG
50.0255m
MIN
-116.507u
MAX
226.873m
RMS
86.8412m
ISRC
AVG
16.3506m
MIN
313.482u
MAX
500.173m
RMS
49.3937m
SW
AVG
1.51076
MIN
-790.746m
MAX
5.70004
RMS
2.16058
VLOAD123
AVG
1.50569
MIN
1.504
MAX
1.50717
RMS
1.50569
PK2PK
3.17121m
VOUT
AVG
1.50569
MIN
1.504
MAX
1.50717
RMS
1.50569
VSRC
AVG
4.99998
MIN
4.9995
MAX
5
RMS
4.99998
Measured Spec Values
Max_VLOAD123 PASS: Max. Output1 Voltage (1.50717) is less than or equal to Max. Output1 Voltage Spec (1.58025)
Min_VLOAD123 PASS: Min. Output1 Voltage (1.504) is greater than or equal to Min. Output1 Voltage Spec (1.42975)
LOAD123
VLOAD123
ILOAD123
SXGPH File simplis_pop54_1898.sxgph
SRC
VSRC
ISRC
SXGPH File simplis_pop54_1888.sxgph
default
CLK
ILOUT
SW
VOUT
SXGPH File simplis_pop54_1893.sxgph
Other SXGPH Files
clock#pop simplis_pop54_1880.sxgph