back to overview ^
» DVM Test Report: Steady-State|Input 1 Minimum Voltage, Output 1 50% Load
| Test Details | |
| Schematic | 5.1_LTC3406B - DVM ADVANCED.sxsch |
| Test | Steady-State|Input 1 Minimum Voltage, Output 1 50% Load |
| Date / Time | 4/18/2013 1:13:00 PM |
| Report Directory | DVM_REPORTS\2013-04-18-1_12_37_PM\Steady-State\Input 1 Minimum Voltage, Output 1 50% Load |
| Log File | report.txt |
| Screenshot | schematic.png |
| Status | PASS |
| Simulator | simplis |
| Deck | input.deck |
| Init | input.deck.init |
| Measured Scalar Values | |
| Efficiency | 79.2892% |
| Frequency(CLK) | 955.64891kHertz |
| Power(LOAD) | 1.12963 |
| Power(SRC) | 1.42469 |
| ILOAD | AVG 750.292m MIN 748.501m MAX 751.897m RMS 750.293m |
| ILOUT | AVG 750.292m MIN 491.68m MAX 1.01228 RMS 765.212m |
| ISRC | AVG 316.654m MIN 381.114u MAX 1.01266 RMS 498.869m |
| SW | AVG 1.58061 MIN -1.10491 MAX 4.30268 RMS 2.72371 |
| VLOAD | AVG 1.50558 MIN 1.50199 MAX 1.5088 RMS 1.50558 PK2PK 6.81471m |
| VOUT | AVG 1.50558 MIN 1.50199 MAX 1.5088 RMS 1.50558 |
| VSRC | AVG 4.49968 MIN 4.49899 MAX 4.5 RMS 4.49968 |
| Measured Spec Values | |
| Max_VLOAD | PASS: Max. Output1 Voltage (1.5088) is less than or equal to Max. Output1 Voltage Spec (1.58025) |
| Min_VLOAD | PASS: Min. Output1 Voltage (1.50199) is greater than or equal to Min. Output1 Voltage Spec (1.42975) |
 LOAD
VLOAD
ILOAD
|
|
| SXGPH File | simplis_pop5_159.sxgph |
 SRC
VSRC
ISRC
|
|
| SXGPH File | simplis_pop5_149.sxgph |
 default
CLK
ILOUT
SW
VOUT
|
|
| SXGPH File | simplis_pop5_154.sxgph |
| Other SXGPH Files | |
| clock#pop | simplis_pop5_141.sxgph |
