back to overview ^

» DVM Test Report: Steady-State|Steady-State|Vin Nominal|30%

Test Details
Schematic 4.2_LTC3406B - DVM ADVANCED.sxsch
Test Steady-State|Steady-State|Vin Nominal|30%
Date / Time 4/18/2013 10:59:00 AM
Report Directory DVM_REPORTS\2013-04-18-10_58_35_AM\Steady-State\Steady-State\Vin Nominal\30%
Log File report.txt
Screenshot schematic.png
Status PASS
Simulator simplis
Deck input.deck
Init input.deck.init
Measured Scalar Values
Efficiency 85.3702%
Efficiency_nom 85.3702%
Frequency(CLK) 955.65744kHertz
Power(LOAD123) 677.842m
Power(SRC) 794.003m
ILOAD123
AVG
450.198m
MIN
449.037m
MAX
451.143m
RMS
450.198m
ILOUT
AVG
450.198m
MIN
184.371m
MAX
722.59m
RMS
476.281m
ISRC
AVG
158.817m
MIN
423.32u
MAX
723.014m
RMS
284.431m
SW
AVG
1.55067
MIN
-989.033m
MAX
4.92588
RMS
2.83853
VLOAD123
AVG
1.50565
MIN
1.50177
MAX
1.50881
RMS
1.50565
PK2PK
7.04483m
VOUT
AVG
1.50565
MIN
1.50177
MAX
1.50881
RMS
1.50565
VSRC
AVG
4.99984
MIN
4.99928
MAX
5
RMS
4.99984
Measured Spec Values
Max_VLOAD123 PASS: Max. Output1 Voltage (1.50881) is less than or equal to Max. Output1 Voltage Spec (1.58025)
Min_VLOAD123 PASS: Min. Output1 Voltage (1.50177) is greater than or equal to Min. Output1 Voltage Spec (1.42975)
LOAD123
VLOAD123
ILOAD123
SXGPH File simplis_pop57_2003.sxgph
SRC
VSRC
ISRC
SXGPH File simplis_pop57_1993.sxgph
default
CLK
ILOUT
SW
VOUT
SXGPH File simplis_pop57_1998.sxgph
Other SXGPH Files
clock#pop simplis_pop57_1985.sxgph