DVM - Design Verification Module

Introduction to DVM

The SIMetrix/SIMPLIS DVM (Design Verification Module) automates the following tasks:

DVM has built-in testplans, including versions prepared for DC/DC and AC/DC converters. DVM also supports user-defined testplans that include configuration of both SIMetrix and SIMPLIS simulation engines, analysis directives, component values, and other test conditions. A properly configured schematic can also take advantage of the sensitivity and worst case analysis features of DVM.

In this Topic Hide

How DVM Works

To run DVM on a schematic, you need the following:

Preparing a working schematic for use with DVM involves the following:

  1. Adding a DVM input source and output load symbol.
  2. Adding a DVM control symbol.
  3. Entering the design specifications for the input voltage and output load into the DVM control symbol.

At this point you can select a built-in testplan to run, as shown below.

The schematic above is taken from the DVM Tutorial. This circuit uses the special DVM source and load symbols which allow you to run the Built-In Sync Buck testplan. This testplan has tests for both transient and AC analyses, and for this example, the Bode plot test is used. This test measures the converter loop stability at the nominal input voltage and 100% full load values. These symbolic values are explained in the Symbolic Values topic.

*?@ Analysis Objective Source Load Label
Ac BodePlot(OUTPUT:1, 100%) Source(INPUT:1, Nominal)   Ac|BodePlot|Vin Nominal|100% Load

DVM Slideshow

The following slideshow illustrates the sequence of actions that DVM takes as it executes a single test from the Built-In Sync Buck testplan. The test used for this example is the same BodePlot test described in the previous section.

 

 

 

1 of 13

Schematic Configured for DVM

Configuration Includes:

  1. DVM Input Source Symbol
  2. DVM Output Load Symbol
  3. DVM Control Symbol
2 of 13

Run Built-In Sync Buck Testplan

3 of 13

Select Tests to Run

4 of 13

DVM Processes the Test Row:
Ac = AC Test Objective

Testplan Entry:

*?@ Analysis
Ac
5 of 13

BodePlot() Configures DC source

Testplan Entry:

Objective
BodePlot(OUTPUT:1, 100%)
6 of 13

BodePlot() Configures Bode-Type Load

Testplan Entry:

Objective
BodePlot(OUTPUT:1, 100%)
7 of 13

BodePlot() Sets Analysis Directive

Testplan Entry:

Objective
BodePlot(OUTPUT:1, 100%)
8 of 13

DVM Sets Source Voltage

Testplan Entry:

Source
Source(INPUT:1, Nominal)
9 of 13

Since the Load Column is Empty,
no Action is Taken

Testplan Entry:

Load
 
10 of 13

Label Configures the Test Selection Dialog

Testplan Entry:

Label
Ac|BodePlot|Vin Nominal|100% Load
11 of 13

After Configuring the Schematic,
DVM Launches the Simulation

12 of 13

DVM Collects Graph Data,
Measures Scalars,
Compares Scalars to Specifications

13 of 13

After all Tests Complete,
the Test Report Opens

 

 

Although the slideshow illustrates actions that DVM takes for a single test from the built-in testplan, the DVM functionality encompasses much more than just Bode plot testing. Built-in testplans for one-input, one-output and one-input, two-output DC/DC converters are provided and include a full suite of tests that designers often run on power supplies, including Step Line, Step Load, Input and Output Impedance, and more.

Additionally a full suite of AC/DC tests are available in the one-input, one-output and thee-input, one-output Built-In AC/DC testplans.

For a full list of available tests, see the the following topics:

DVM also provides the ability to customize testplans to suit any design. For details about how to customize test plans, see Customizing Testplans in the DVM Tutorial.

Test Report

Upon completion of the test suite, the DVM generates an overview report that gives you a high-level view comparing the circuit performance with its specifications (Full Power Assist only). From the overview report, you can drill down to any individual test result and examine measured results, static waveform graphics, and even the raw waveform data itself. The Bode plot test report is shown below.

▲ back to top

© 2015 simplistechnologies.com | All Rights Reserved